High-performance CUDA matrix multiplication kernels - shared memory tiling, register blocking, Roofline Model analysis. Benchmarked against cuBLAS.
-
Updated
Apr 30, 2026 - Cuda
High-performance CUDA matrix multiplication kernels - shared memory tiling, register blocking, Roofline Model analysis. Benchmarked against cuBLAS.
An academic project on accelerating Neural Network training by optimizing the GEMM kernel on multi-core CPUs and GPUs. (NTUA)
Profile-driven FP32 CUDA GEMM optimization: naive --> tiled --> coalesced --> register-blocked --> bank-padded, benchmarked against cuBLAS.
WaveSim: GPU wavefront (SIMT) execution simulator in C++17: exec masks, divergence stack, LDS bank-conflict and coalescing models. 11 kernels bit-exact vs scalar oracles at wave32/wave64, 58 tests.
To associate your repository with the memory-coalescing topic, visit your repo's landing page and select "manage topics."