digital-verification

Here are 4 public repositories matching this topic...

Pranav-2045 / CORDIC

A synthesizable 16-stage pipelined CORDIC engine in Verilog for high-throughput sine and cosine calculation. 🚀

fpga rtl verilog finite-state-machine icarus-verilog hardware-acceleration verilog-hdl xilinx-vivado cordic digital-logic-design pipelined cordic-algorithm synthesizable fixed-point-arithmetic gtk-wave test-bench-verification synthesizable-verilog verilog-2001 digital-verification

Updated Mar 24, 2026
Verilog

charishmachowdaryg-wq / systemverilog-alu-verification

Star

Self-checking ALU Verification using SystemVerilog, Functional Coverage and Scoreboard

verilog scoreboard systemverilog alu functional-coverage digital-verification cross-coverage

Updated Jun 23, 2026
SystemVerilog

ASstyles / TRUSTGRID

Star

A universal decentralized trust layer for independently verifying digital information across Education, Supply Chain, Legal Evidence, and Cybersecurity.

react cryptography typescript blockchain provenance cybersecurity ed25519 sha256 information-security digital-identity trust-framework decentralized-trust decentralized-ledger digital-verification sih2026 smart-india-hackathon-2026

Updated Sep 9, 2026
TypeScript

Dororok9061 / fpga-delay-logic-design-verification

Star

FPGA programmable delay logic portfolio covering a shift-register baseline, circular-queue PPA analysis, and memory-based file-driven verification.

fpga memory ppa verification rtl systemverilog circular-buffer modelsim digital-design low-power quartus digital-verification

Updated Aug 7, 2026
Python

Add this topic to your repo

To associate your repository with the digital-verification topic, visit your repo's landing page and select "manage topics."

Learn more