Skip to content

Fix overlapping macros in floorplan teaching GIF - #6

Draft
sethupathib wants to merge 4 commits into
mainfrom
cursor/pd-talk-floorplan-gif-6f4a
Draft

Fix overlapping macros in floorplan teaching GIF#6
sethupathib wants to merge 4 commits into
mainfrom
cursor/pd-talk-floorplan-gif-6f4a

Conversation

@sethupathib

@sethupathib sethupathib commented Aug 13, 2026

Copy link
Copy Markdown
Owner

Summary

PD talk continuous build-up GIFs on the same die:

Floorplan — floorplan_flow.gif

util → size → pins → power → macros → DRC → save

Placement — placement_flow.gif

global → HFNS → detail → legal → density/congestion → timing opt → CTS

CTS — cts_flow.gif

cluster → balance → clock route → post-route conditioning → ID/skew/timing → Route

Routing — route_flow.gif (new)

  1. Global routing (G-cell corridors)
  2. Track assignment
  3. Detail routing (wires + vias)
  4. DRC fix (short/spacing → clean)
  5. Timing optimization → signoff handoff

Generators: gen_floorplan_gif.py, gen_placement_gif.py, gen_cts_gif.py, gen_route_gif.py

Artifacts

  • /opt/cursor/artifacts/floorplan_flow.gif
  • /opt/cursor/artifacts/placement_flow.gif
  • /opt/cursor/artifacts/cts_flow.gif
  • /opt/cursor/artifacts/route_flow.gif
Open in Web Open in Cursor 

cursoragent and others added 4 commits August 13, 2026 03:52
Regenerate the continuous build-up floorplan GIF with explicit
macro channels so SRAM/DDR/PLL blocks no longer intersect.
Keep a deliberate SRAM0/SRAM1 halo violation only on the DRC frame.

Co-authored-by: Sethupathi Balakrishnan <b.sethupathi@gmail.com>
Covers global place, HFNS, detail place, legalization, density/
congestion, and timing opt on the same floorplan die, then CTS handoff.

Co-authored-by: Sethupathi Balakrishnan <b.sethupathi@gmail.com>
Covers sink clustering, tree balancing, clock routing, post-route
conditioning, and ID/skew/timing optimization on the same die.

Co-authored-by: Sethupathi Balakrishnan <b.sethupathi@gmail.com>
Covers global route, track assignment, detail route, DRC fix,
and post-route timing optimization on the same die.

Co-authored-by: Sethupathi Balakrishnan <b.sethupathi@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants