Skip to content
View minbeddedsystem's full-sized avatar
  • South Korea

Block or report minbeddedsystem

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AXI_Peripheral AXI_Peripheral Public

    MicroBlaze + AXI4-Lite 기반 SoC — Custom AXI I2C Master IP 설계, Reaction Test 앱(HW/SW Co-Design), UVM 검증(Functional Coverage 100%)

    Verilog

  2. AXI_APB_RV32I_UVM_Verification AXI_APB_RV32I_UVM_Verification Public

    AXI4/APB UVM VIP + RV32I Pipeline CPU Verification

    SystemVerilog

  3. On-Device_AI_Vehicle_Safety On-Device_AI_Vehicle_Safety Public

    Jetson Orin Nano 기반 On-Device AI 차량 안전 시스템 — 운전자 졸음 감지(Multi-task CNN/ViT), 잔류 탑승자 감지(YOLO11+MiVOLO V2), 차량 보안카메라(얼굴 인증·Anti-Spoofing)를 하나의 파이프라인으로 통합

    Jupyter Notebook

  4. RV32I_SingleCycle RV32I_SingleCycle Public

    RV32I 명령어 서브셋(R/I/S/B/U/J) 지원 Single Cycle CPU — SystemVerilog 설계 및 시뮬레이션 검증, C 프로그램(sum/bubble sort) 실행 검증 포함

    SystemVerilog

  5. UVM_SPI_I2C_Verification UVM_SPI_I2C_Verification Public

    SPI/I2C Master-Slave RTL 설계 및 UVM 기반 검증 — Scoreboard PASS, Functional Coverage 100%, Logic Analyzer 실측 검증 포함

    SystemVerilog