GitHub - MalakM15/Pipeline-32-bit-RISC-Processor: A 5-stage, 32-bit pipelined RISC processor in Verilog, featuring a single-format ISA (arithmetic, logical, memory, and control-flow ops) and verified via simulation.

Name		Name	Last commit message	Last commit date
PipelineCode		PipelineCode
Arch_Report_1220184_1220871_1220031.pdf		Arch_Report_1220184_1220871_1220031.pdf

About

A 5-stage, 32-bit pipelined RISC processor in Verilog, featuring a single-format ISA (arithmetic, logical, memory, and control-flow ops) and verified via simulation.

Activity

0 stars

0 watching

0 forks

Report repository

Navigation Menu

About

Releases

Packages

Contributors

Languages

Latest commit

History

Folders and files

About

Stars

Watchers

Forks

Releases

Packages

Contributors

Languages